Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
SWIFTsim
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Deploy
Releases
Model registry
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
SWIFT
SWIFTsim
Commits
f0f72abe
Commit
f0f72abe
authored
7 years ago
by
James Willis
Browse files
Options
Downloads
Patches
Plain Diff
Comments and formatting.
parent
42ca2f3f
Branches
Branches containing commit
Tags
Tags containing commit
1 merge request
!440
Dopair2 vectorisation
Changes
5
Hide whitespace changes
Inline
Side-by-side
Showing
5 changed files
examples/main.c
+2
-1
2 additions, 1 deletion
examples/main.c
src/cache.h
+25
-14
25 additions, 14 deletions
src/cache.h
src/engine.c
+1
-2
1 addition, 2 deletions
src/engine.c
src/runner_doiact_vec.h
+1
-1
1 addition, 1 deletion
src/runner_doiact_vec.h
tests/test125cells.c
+2
-1
2 additions, 1 deletion
tests/test125cells.c
with
31 additions
and
19 deletions
Loading
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment
