Skip to content
GitLab
Projects
Groups
Snippets
/
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
Open sidebar
SWIFT
SWIFTsim
Repository
7d9eee667c2a4066dfa9c28cec147b2ccab83e3f
Switch branch/tag
swiftsim
tests
test125cells.c
Find file
Blame
History
Permalink
Missing initialisation of variable in test_125 that leads to segfault with Intel compiler.
· 7d9eee66
Matthieu Schaller
authored
Aug 03, 2016
7d9eee66